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 This paper presented and studied a new switching scheme for floating source 
multilevel inverters to produce more levels with the same number of 
switching devices. In the proposed scheme, the function of the dc sources, 
except the inner one, is to build up square wave or blocks that is close in the 
shape to the desired sinusoidal wave. The job of the inner switching devices 
is to increase the number of the levels to produce smother sinusoidal wave in 
the inverter output. This job can be done by adding or subtracting the value 
of the inner dc source to/from the blocks. The topology used in this paper is 
based on the conventional floating source multi-level inverter using two legs. 
This topology and modulation technique show substantial reduction in the 
total harmonics distortion when the modulation technique is the hybrid 
method. The performance of the proposed switching scheme in generating 
more levels has been evaluated by PSCAD/EMTDC simulation. 
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1. INTRODUCTION 
Multilevel inverters have attracted the attention of several researchers for different advantages such 
as its low output total harmonic distortion (THD), low switching device stress, and reduced switching stress 
[1]. Besides, it be used to improve systems power quality using modern FACTS application [2],[3]. In the 
industry, switching devices are used in Electric and hybrid Electrics vehicles but limitation of these devices is 
one of the issues that need to be solved [4]. The voltage across each switching devices in DC-DC converters 
can be reduced by connecting series capacitor in the input. This voltage is equal to total input voltage divided 
by the number of the capacitors. For instance, if there are five series capacitors, the voltage across each 
switching device is one-fifth the input voltage. This method is explained in [5] and [6] using three capacitors. 
Multilevel inverters applied the same concept of distributing the input voltage evenly among the switching 
devices by connecting a set of series capacitors in the input. The resulted output voltage of this configuration 
has lower harmonics and less voltage stress across the switching devices. Multilevel inverters are divided into 
three main types: neutral-point clamped or diode-clamped (NPC) [7], [8], flying capacitor (FC) [9], [10] and 
cascaded H-bridge inverters [11]-[13]. These multilevel inverters are controlled by several techniques, as in 
[14], where the most common technique is multicarrier sinusoidal pulse width modulation (SPWM) [15] and 
[16]. As the number of levels in the multilevel inverter output increases, the wave is near sinusoidal shape 
with less harmonics. However, the increase in the number of the levels is associated with several issues such 
as significant DC-link voltage balancing difficulties and additional clamping diodes as in the NPC and FC 
[17] and [18]. There are several topologies that produce decent number of levels in the output, however, they 
use H-bridge to generate the negative polarity [4], [19] with very high rating power switches. While the 
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others used bidirectional switches instead of H-bridge as in [20] where it is preferable to use unidirectional 
switches instead of bidirectional ones due to its higher cost. 
In this paper, a proposed switching scheme is evaluated and analyzed to control the floating source 
(FS-MLI) in [21] using two legs. This technique has the advantage of not utilizing H-bridge to produce 
negative levels. Besides, it uses unidirectional switches to with lower rates. The switching control method is 
can use hybrid modulation concept to further reduce harmonics distortion. This technique has a remarkable 
disadvantage that it lacks for modularity and is more suitable for medium- and low-voltage applications. The 
simulation results of 11-level inverter using PSCAD/EMTDC software are presented for the purpose of 
validity. 
 
 
2. FLOATING SOURCE TOPOLOGY 
The floating source multilevel inverters (FS-MLI) configuration with one leg is shown in Figure 1. 
It is similar to the flying-capacitor (FC) inverter except that the capacitors are replaced with separate dc 
voltage sources. As it is shown in the figure, it consists of three separate dc sources and three pairs of 
switching devices (SA1, S’A1), (SA2, S’A2), and (SA3, S’A3). These switching devices are unidirectional and 
each one of them consists of IGBT and an anti-parallel diode. The switches (SA3, S’A3) must not turn on 
simultaneously or they will short-circuit the source VA3. When the voltage ratio of the dc sources VA1 : VA2 : 
VA3 is 3 : 2 : 1,  the output voltage of the inverter for each phase, vo, is four levels. The general form of the 
FS-MLI should have the following expressions: 
 
𝑁𝑠𝑤𝑖𝑡𝑐ℎ𝑒𝑠 = 2𝑁𝑐𝑒𝑙𝑙𝑠 (1) 
 
𝑁𝑙𝑒𝑣𝑒𝑙𝑠 = 𝑁𝑐𝑒𝑙𝑙𝑠 + 1 (2) 
 
 
 
 
Figure 1. Three-cells floating source multilevel inverters (FS-MLI) 
 
 
3. PROPOSED SWITCHING SCHEME 
In this paper, the proposed switching technique is analyzed on 11-level MLI and then on n-level 
MLIs. 
 
3.1. 11-level FS-MLI Configuration 
In the proposed switching scheme, the negative part must be generated using the structure of the FS-
MLI with no H-bridge. Therefore, the proposed switching scheme is designed to work on two legs of the FS-
MLI instead of one. 11-level FS-MLI with two legs is shown in Figure 2. The leg on the left side is noted as 
leg A and the leg on the right side is noted as leg B. Each leg consists of three dc sources and six switching 
devices. The inner dc sources VA3 and VB3 may get short-circuited accidently when (SA3, S’A3) and (SB3, 
S’B3), respectively, turn on simultaneously. The voltage ratio of the dc sources VA1 : VA2 : VA3 and VB1 : VB2 : 
VB3 must be 5 : 3 : 1. This ratio is a mandate to generate more levels at the output line voltage. Table 1 
presents the switching states to produce 11-level line voltages at the output of the inverter. This switching 
scheme has the advantage that all the voltages of the dc sources build up core blocks similar to the sinusoidal 
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wave, Figure 3, except the inner dc sources, VA3 and VB3 where they are used to produce new levels at the 
mid of each block. In other words, the first block has the period between t1 < T < t8 with the magnitude of 2 
pu, while the second block has the period between t3 < T < t6 is 2 pu as well. The sum of these two blocks is 4 
pu to form a steps wave that mimics the desired sinusoidal wave. VA3 and VB3 are used to produce the levels 
1 pu, 3 pu, and 5 pu by adding and deducting 1 pu (the magnitude of VA3 and VB3) to and from the two 
blocks. 
 
 
 
 
Figure 2.  11-level floating source multilevel inverters (FS-MLI) with two legs 
 
 
Table 1. Recommended Switch Combination for vo 
State Output νo 
Switch States 
LEG-A LEG-B 
SA1 SA2 SA3 SB1 SB2 SB3 
1 VA1 1 1 1 0 0 0 
2 VA1 - VA3  1 1 0 0 0 0 
3 VA1 - VA3 - VB3 1 1 0 0 0 1 
4 VA2 0 1 1 0 0 0 
5 VA2 - VA3 0 1 0 0 0 0 
6 VA2 - VA3 - VB3 0 1 0 0 0 1 
7 VA3 0 0 1 0 0 0 
8 0 0 0 0 0 0 0 
9 -VB3 0 0 1 0 1 0 
10 -(VB2 – VB3 – VA3) 0 0 0 0 0 1 
11 -(VB2 – VB3) 0 0 0 0 1 0 
12 -VB2 0 0 1 1 1 0 
13 -(VB1 – VB3 – VA3) 0 0 0 0 1 1 
14 -(VB1 - VB3) 0 0 0 1 1 0 
15 -VB1 0 0 0 1 1 1 
 
 
3.2. n-level FS-MLI Configuration 
By analyzing the 11-level FS-MLI, a general structure can be developed. Figure 4 shows the n-cell 
FS-MLI. The number of levels (Nlevels), number of switching devices (Nswitches), number of dc sources 
(Nsources), and total size of dc sources in pu (Tsources) are calculated as follows: 
 
𝑁𝑙𝑒𝑣𝑒𝑙𝑠 = 2𝑁𝑐𝑒𝑙𝑙𝑠 − 1 (3) 
 
𝑁𝑠𝑤𝑖𝑡𝑐ℎ𝑒𝑠 = 2𝑁𝑐𝑒𝑙𝑙𝑠 (4) 
 
𝑁𝑠𝑜𝑢𝑟𝑐𝑒𝑠 = 𝑁𝑐𝑒𝑙𝑙𝑠 (5) 
 
𝑇𝑠𝑜𝑢𝑟𝑐𝑒𝑠 = 2∑ (2𝑖 − 1)𝑁𝑐𝑒𝑙𝑙𝑠𝑖=1  (6) 
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Figure 3. Desired sinusoidal wave with two blocks in each half-cycle 
 
 
 
 
Figure 4.  n-level floating source multilevel inverters (FS-MLI) with two legs 
 
 
3.3. Hybrid modulation scheme 
The switching frequency of the FS-MLI is equal to the frequency of the line, e.g., 60 Hz or 50 Hz. 
The inner switches (SA,n , S’A,n) and (SB,n , S’B,n ) has the lowest stress, dv/dt. Therefore, these switches may 
turn at high frequency to reduce the THD without being subjected to high switching stress. When the 
switches operate at different frequency, the modulation scheme is denoted as hybrid modulation. The 
modulation of the inner switches is achieved by obtaining the waveform of the area shaded with large grid 
pattern Figure 3: 
 
𝑣𝑟𝑒𝑓 = 𝑉1 sin(2𝜋𝑓𝑡) − 0.4[𝑢(𝑡 − 𝑡1) − 𝑢(𝑡 − 𝑡8) − 𝑢(𝑡 − 𝑡9) + 𝑢(𝑡 − 𝑡16)] − 0.4[𝑢(𝑡 − 𝑡3) − 𝑢(𝑡 − 𝑡6) −
𝑢(𝑡 − 𝑡11) + 𝑢(𝑡 − 𝑡14)    (7) 
 
Where u(t) is a unit step function. One can obtain the general expression of the 𝑣𝑟𝑒𝑓  by first finding the 
number of blockes per half-cycle using the following equation: 
 
𝑁𝑏𝑙𝑜𝑐𝑘𝑠 = 𝑁𝑐𝑒𝑙𝑙𝑠 − 1  (8) 
 
Then the peak of each block can be obtained as follows: 
 
𝑉𝑏𝑙𝑜𝑐𝑘 = 1𝑁𝑏𝑙𝑜𝑐𝑘𝑠+0.5  (9) 
 
By knowing the peak of the blocks it would be possible to find the intervals of each block. But first 
we need to find the number of starts and ends of the blocks per half-cycle, e.g., t1, t3. This step is achieved by 
using this formula 
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𝑇𝑏𝑙𝑜𝑐𝑘𝑠 = 4𝑁𝑏𝑙𝑜𝑐𝑘𝑠  (10) 
 
Finally, the general expression of 𝑣𝑟𝑒𝑓  is calculated as follows: 
𝑣𝑟𝑒𝑓 = 𝑉1 sin(2𝜋𝑓𝑡) − 𝑉𝑏𝑙𝑜𝑐𝑘 �∑ 𝑢(𝑡 − 𝑡𝑖) − 𝑢�𝑡 − 𝑡𝑖+𝑇𝑏𝑙𝑜𝑐𝑘𝑠� +𝑇𝑏𝑙𝑜𝑐𝑘𝑠2 −1𝑖=1,3,5,… ∑ 𝑢�𝑡 − 𝑡𝑇𝑏𝑙𝑜𝑐𝑘𝑠−𝑗� −𝑇𝑏𝑙𝑜𝑐𝑘𝑠2 −2𝑗=2,4,6,…
𝑢𝑡−𝑡2𝑇𝑏𝑙𝑜𝑐𝑘𝑠−𝑗+  (11) 
 
 In Figure 4, the reference wave 𝑣𝑟𝑒𝑓  is presented along with the gate signals. The reference wave 
𝑣𝑟𝑒𝑓  is modulated using two triangular carriers, cr1 and cr2. The positive side of 𝑣𝑟𝑒𝑓  is compared with the 
carrier wave cr1 to drive the switch SA3. And the carrier wave cr2 is compared with 𝑣𝑟𝑒𝑓  in the negative side 
to control the switch SB3. The modulation index, 𝑚, that has range from 0 to 1 is defined as  
 
𝑚 = 𝑣ref
cr1,2(peak)  (12) 
 
The total harmonics distortion is one of the major performance evaluation factors and it can be 
calculated using Fourier series. First, we need to obtain the amplitude of the nth-harmonics of the FS-MLI 
output: 
 
𝑏𝑛 = 4𝑉𝑑𝑐𝑛𝜋 �1 + ∑ cos (𝑛𝛼𝑖)𝑁𝑙𝑒𝑣𝑒𝑙𝑠−2𝑖=1 � 𝑓𝑜𝑟 𝑛 𝑜𝑑𝑑  (13) 
 
Where αi is the angle corresponds to ti and obtaind by multiplying the time by 360π. The calculation 
of b1 when 𝑚 = 0.9, 0.6, and 0.3 are listed in Table 2. According to the data shown in this table, when the 
modulation index 𝑚 decreases, the number of the switching angles decreases as well. 
 
 
 
Figure 5. Outer reference wave and two carriers with gate signals 
 
 
Finally the THD can be calculated using the following expression: 
 
𝑇𝐻𝐷 = �(∑ 𝑏𝑛∞𝑛=3,5,7,… )
𝑏1
  (14) 
 
 
Table 2. The value of Inverter Output with Corresponding Switching Angles (without Hybrid Modulation) 
𝑚 b1 (rms) in pu* α1 α2 α3 α4 
0.9 0.73 12.84 o 26.39 o 41.81 o 62.73 o 
0.6 0.48 19.47 o 41.81 o - - 
0.3 0.31 41.81 o - - - 
*Base Value is 1 
t 
t 
t 
t 
t 
t 
t 
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4. COMPARATIVE ANALYSIS 
The proposed switching method has advantages and disadvantages. To provide these advantages and 
disadvantages it is of greate importance to compare it with some other topologies and modulation techniques 
mentioned in the literature. In [4], the DC sources has the freature of switching in series and in parallel. It 
contains an H-bride to produce negative levels as well as the positive level. In this paper, this topology is 
indicated as “A” in the comparison. “B” notation is for the topology described in [19] that has several DC 
sources connected in series. In this topology, the DC sources have to be symmetric, i.e., VDC1 = VDC2 = VDC3 
= VDC4 =…= VDCn. The classical structure that the proposed switching scheme is based on is described in 
[21]. This topology is indicated as “C” in the comparison. The switches in the mentioned topologies are 
unidirectional while in [20] the switches are bidirectional. In this topology, each cell consists of one DC 
source and two bidirectional switch to generate two levels (one positive and the other is negative) and is 
indicated as “D” in the comparison. NPC-MLI, FC-MLI and CHB topologies are the conventional multilevel 
inverters that have been discussed in several articles, [7]-[12] and will be denoted as “E”, “F” and “G”, 
respectively, in the comparison. The comparison of the topologies based on the number of DC sources is 
shown in Figure 6. The number of the proposed technique is greater than the other topologies by one source 
only. Unlike the other topologies, the proposed technique does not rely on H-bridge to generate positive and 
negative levels. This a crucial disadvantage in the other topologies where the power switches in the H-bridge 
have to withstand high dv/dt stress. 
 
 
 
 
Figure 6. Comparison of Nsources versus Nlevels 
 
 
Figure 7 shows the comparison based on the number of switching devices. It is obvious that the 
proposed technique has the lowest number of switches and rating. As mentioned before at “A”, “B”, “D” 
require high rating power switches to avoid any damages may are caused by high stress dv/dt. Also, “C” uses 
bidirectional switches which in most of the cases more expensive than the unidirectional switches. Therefore, 
it would be clear that the proposed technique outperformed the other topologies and modulation techniques. 
 
 
 
 
Figure 7. Comparison of Nswitches versus Nlevels 
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4. SIMULATION RESULTS 
The studied circuit is simulated using PSCAD/EMDCT, Figure 8. The value of Vdc is set to be 1000 
V, the modulation index m = 0.9, 0.6, and 0.3 respectively. The load is resistive and the modulation 
frequency is 2040 Hz. The output waveforms of the 11-level inverter with m = 0.9, 0.6, and 0.3 are shown in 
Figure 9. The spectrum of the inverter output using the proposed scheme is shown in Figure 10. The values 
of b1 in the simulation are 0.64 pu, 0.42 pu, and 0.21 pu. These values are close to the calculated values in 
Table 2. The difference in the resulted values is caused by applying the optional hybrid modulation in the 
simulation where it can be noticed that the calculated values are larger. Therefore the amplitude of the 
inverter output in the simulation is confirmed with the theoretical value. The highest magnitude of harmonics 
is present in the 34th harmonics. This happened because the switching frequency is 34 times 60 Hz. The THD 
of the investigated, NPC, and FC inverters are listed in Table 3. 
 
 
 
 
Figure 8. Simulation of the investigated 11-level inverter 
 
 
 
Figure 9.  Simulation output of the proposed switching technique. (a) m = 0.9. (b) m = 0.6 (c) m = 0.3 
 
 
 
(a) 
 
(b) 
 
(c) 
 
Figure 10.  Inverter output spectrum when (a) m = 0.9. (b) m = 0.6. (c) m = 0.3 
 
Time t [s] 
(a) 
 
Time t [s] 
(b) 
 
Time t [s] 
(c) 
A B 
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When m=0.9, the THD of the studied multilevel inverter is substantially smaller than the other 
conventional inverters. That is obvious because the inverter output has more levels than that when m=0.6 and 
m=0.3. This is expected because at that moment the number of the levels is low just like the conventional 
inverter. This circuit has disadvantages; it requires four DC sources as a total, two DC sources for each leg. 
 
 
Table 3. Comparison of the Values of THD 
M 
THD % 
Proposed NPC FC 
0.9 10.9 19 13.9 
0.6 14.7 21 19.8 
0.3 33.5 35 35.5 
 
 
5. CONCLUSION 
In this paper, a studied modulation scheme that produces more levels in inverters output has been 
presented. The proposed technique is based on a conventional MLI circuit that uses separate dc voltage 
sources. The modulation technique may operate using the hybrid method. The mechanism of the switching 
technique is that all switching devices in the inverter circuit turn on once per cycle while the inner switching 
devices double up the number of levels and may operate at high frequency. This technique is compared with 
other recent MLI. The number of dc sources is greater than the other techniques by one while the number of 
switches is lowest. Besides, the proposed technique has an advantage that it uses low unidirectional switch 
ratings. This technique has a drawback that it is based on asymmetrical separate dc sources which would be 
more practical for low- and medium-voltage applications.  
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